



I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Ralph James

Attorney Docket No.: 501328.01

Serial No. : 10/695,383

Group Art Unit : 2186

Filed

Date

: October 27, 2003

Examiner

: Not yet assigned

Title

: SYSTEM AND METHOD FOR USING A LEARNING SEQUENCE TO ESTABLISH

COMMUNICATIONS ON A HIGH-SPEED NONSYNCHRONOUS INTERFACE IN

THE ABSENCE OF CLOCK FORWARDING

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicant wishes to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 A copy of the cited non-patent literature reference, as required under 37 C.F.R. Copies of the cited U.S. patents and U.S. patent application  $\S 1.98(a)(2)$ , is enclosed. publications will not be submitted herewith in accordance with the waiver by the Office of the requirement under 37 C.F.R. § 1.98(a)(2)(i) for U.S. national patent applications filed after June 30, 2003. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicant's duty to disclose all information he is aware of which is believed relevant to the examination of the above-identified application, applicant believes that his invention is patentable.

Please acknowledge receipt of this Supplemental Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted,

**DORSEY & WHITNEY LLP** 

Edward W. Bulchis Registration No. 26,847

EWB:dms

Enclosures:

Postcard Form PTO-1449 Copy of Cited Reference (1)

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101 Telephone (206) 903-8800 Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\1300\501328.01\501328.01 sids 020604.doc

FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			atty. docket no. 501328.01		APPLICATION NO. 10/695,383			
1 Rugol	<b>SM</b> A	ATION DISCLOSURE STATEMENT			APPLICANT(S)  Ralph James					
10.	જો	(Use several sheets if necessary)			FILING DATE		GROUP ART UNIT			
FEB 1 2 2004 8					October 27, 2003		Not yet assigned			
U.S. PATENT DOCUMENTS  DOCUMENT NUMBER DATE NAME CLASS SUBCLASS FILING DATE										
EN MARE DE INITIAL		DOCUMENT NUMBER	DATE		NAME		SS	SUBCLASS	FILING DATE  IF APPROPRIATE	
	AA	5,818,844	10/06/98	Singh et al.		370		463		
	AB	6,272,609	08/07/01	Jeddeloh		711		169		
	AC	6,477,592	11/05/02	Chen et al	710		52			
	AD	6,523,092	02/18/03	Fanning	711		134			
	AE	6,523,093	02/18/03	Bogin et al.		711		137		
1	AF	6,622,227	09/16/03	Zumkehr et al.		711		167		
	AG	6,631,440	10/07/03	Jenne et al.		711		105		
	АН	2002/0144064	10/03/02	Fanning		711		144	144	
	ΑΊ	2003/0005223	01/02/03	Coulson et al.		711		118	118	
1	AJ	2003/0229770	12/11/03	Jeddeloh	Jeddeloh			213		
			FORE	GN PATEN	NT DOCUMENTS					
		DOCUMENT NUMBER	DATE		COUNTRY		SS	SUBCLASS	TRANS	LATION
						_	_		YES	NO
	AK									
				· · · · · · · · · · · · · · · · · · ·	Author, Title, Date, Pertinent I					
	Intel, "Intel 840 Chipset: 82840 Memory Controller Hub (MCH)", Datasheet, October 1999, pp. 1-178.									
EXAMINER					DATE CONSIDERED					

Form P7-27/V1/1/94

H:\IP\Documents\Clients\Micron Technology\1300\501328.01\501328.01 sids 1449 020604.doc

\* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).